论文信息 - Lowering the Error Floor of LDPC Codes Using Multi-Step Quantization

Lowering the Error Floor of LDPC Codes Using Multi-Step Quantization

A multi-step scheme is proposed for the input quantization of message-passing decoders for low-density parity-check (LDPC) codes. The proposed scheme, which is applicable to both regular and irregular codes, lowers the error floor significantly at the cost of small increase in complexity, memory and latency.

Amir H. Banihashemi | Sina Tolouei

[1] Thomas J. Richardson,et al. Error Floors of LDPC Codes , 2003 .

[2] Lara Dolecek,et al. Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices , 2009, IEEE Transactions on Communications.

[3] Paul H. Siegel,et al. Quantized min-sum decoders with low error floor for LDPC codes , 2012, 2012 IEEE International Symposium on Information Theory Proceedings.

[4] Amir H. Banihashemi,et al. Lowering the Error Floor of LDPC Codes Using Cyclic Liftings , 2011, IEEE Trans. Inf. Theory.

[5] Mohammad M. Mansour,et al. A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes , 2006, IEEE Transactions on Signal Processing.

[6] Shu Lin,et al. Hardware Implementation of a Backtracking-Based Reconfigurable Decoder for Lowering the Error Floor of Quasi-Cyclic LDPC Codes , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7] Paul H. Siegel,et al. Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes , 2012, IEEE Transactions on Communications.

[8] Amir H. Banihashemi,et al. On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes , 2005, IEEE Transactions on Communications.