Failure factor based yield enhancement for SRAM designs
暂无分享,去创建一个
[1] Anthony J. Walton,et al. Efficient extra material critical area algorithms , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Wojciech Maly,et al. A DRC-based algorithm for extraction of critical areas for opens in large VLSI circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Gerard A. Allan. Yield prediction by sampling IC layout , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Hong-Tzer Yang,et al. Fault pattern oriented defect diagnosis for memories , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[5] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[6] M. Ray Mercer,et al. Using logic models to predict the detection behavior of statistical timing defects , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[7] Robert C. Aitken. Applying defect-based test to embedded memories in a COT model , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.
[8] Evanthia Papadopoulou. Critical area computation for missing material defects in VLSIcircuits , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] C. H. Stapper,et al. Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..