Advanced encryption system with dynamic pipeline reconfiguration for minimum energy operation

Power dissipation is a major concern in sub-nanometer IC designs with technology scaling pushing towards higher clock frequencies. Techniques such as dynamic voltage (and frequency) scaling (DVS) to minimize power while providing good throughput have become commonplace. This paper presents a fully pipelined 256-bit key advanced encryption system (AES) design implemented with power-saving pulse-clocked latches as pipeline flip-flops that supports pipeline collapse, whereby pipeline stages can be unified by making stage latches transparent. The design is fabricated on a foundry 90-nm low standby power process. Measured results show the design is capable of 64 Gb/s encryption, limited by the I/O speed. A 7.6% decrease in the energy per operation beyond DVS power reduction using pipeline stage unification (PSU) is obtained.

[1]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.

[2]  Jinhui Chen,et al.  Subthreshold to Above Threshold Level Shifter Design , 2006, Journal of Low Power Electronics.

[3]  Eric Rotenberg,et al.  A case for dynamic pipeline scaling , 2002, CASES '02.

[4]  Hajime Shimada,et al.  A Hybrid Power Reduction Scheme Using Pipeline Stage Unification and Dynamic Voltage Scaling , 2006 .

[5]  Aristides Efthymiou,et al.  Adaptive pipeline depth control for processor power-management , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  David J. Sager,et al.  A 0 . 18-m CMOS IA-32 Processor With a 4-GHz Integer Execution Unit , 2001 .

[7]  Lawrence T. Clark,et al.  An embedded 32-b microprocessor core for low-power and high-performance applications , 2001 .

[8]  Manfred Glesner,et al.  An FPGA implementation of the AES-Rijndael in OCB/ECB modes of operation , 2005, Microelectron. J..

[9]  Hans M. Jacobson.  Improved clock-gating through transparent pipelining , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[10]  S. Samaan,et al.  A 0.18 /spl mu/m CMOS IA32 microprocessor with a 4 GHz integer execution unit , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[11]  Dhiraj K. Pradhan,et al.  On the design of different concurrent EDC schemes for S-Box and GF(p) , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).