The design of a high performance low power microprocessor
暂无分享,去创建一个
[1] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[2] Burton M. Leary,et al. A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[4] J. Lotz,et al. A 64-b quad-issue CMOS RISC microprocessor , 1996 .
[5] Christian Piguet,et al. FA 8.2 A 320MHz, 1.5mW at 1.35V CMOS PLL for Microprocessor Clock Generation , 1996 .
[6] C. Piguet,et al. A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.