A computational digital-pixel-sensor VLSI featuring block-readout architecture for pixel-parallel rank-order filtering

A computational digital-pixel-sensor (DPS) VLSI with on-chip image processing circuits has been developed. A 64/spl times/32 DPS array and versatile rank-order filtering circuits are implemented. A newly proposed block-readout architecture is employed in the DPS memory in order to resolve the interconnection bottleneck between sensors and processing units. The data from the sensor array are read out in blocks and processed on the chip. As a result, this architecture enhances the performance of bit-serial digital signal processing. The paper also presents a versatile rank-order filtering circuit. The proposed rank-order filtering algorithm and reversed rank-order filtering algorithm are merged and implemented in a simplified circuit. The pixel-parallel seamless scan of filtering operations has been successfully realized.

[1]  Xinqiao Liu,et al.  A 10000 frames/s CMOS digital pixel sensor , 2001, IEEE J. Solid State Circuits.

[2]  Dhiraj K. Pradhan,et al.  A new algorithm for order statistic and sorting , 1993, IEEE Trans. Signal Process..

[3]  A. El Gamal,et al.  A 640/spl times/512 CMOS image sensor with ultra wide dynamic range floating-point pixel-level ADC , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[4]  K. Ito,et al.  A variable-kernel flash-convolution image filtering processor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Barry Fowler,et al.  A 640×512 CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC , 1999 .