SPICE Model of SiC JFETs for Circuit Simulations

This paper presents SPICE model for one kind of high voltage transistors-1200 V, 5A SiC JFET. Temperature dependent characterization of the device has been done up to 200 degC. Switching behavior has also been studied at 600 V, 5 A level. Based on both static and dynamic characterizations, this paper focuses on SPICE modeling work of such a device for circuit simulations. The model parameters have been extracted from experimental plots. Simulations are then used to verify the developed compact model. Reasonably good agreement has been obtained between the model and experimental results

[1]  P. Friedrichs,et al.  SiC power devices with low on-resistance for fast switching applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[2]  P. Friedrichs,et al.  Turn-off and short circuit behaviour of 4H SiC JFETs , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[3]  J.W. Kolar,et al.  A novel SiC J-FET gate drive circuit for sparse matrix converter applications , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[4]  J. Kolar,et al.  A SiC JFET driver for a 5 kW, 150 kHz three-phase PWM converter , 2005, Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005..