A low-power accuracy-configurable floating point multiplier
暂无分享,去创建一个
[1] Kevin Skadron,et al. Temperature-aware microarchitecture , 2003, ISCA '03.
[2] Kaushik Roy,et al. IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.
[3] J. Stine,et al. Variable-correction truncated floating point multipliers , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).
[4] Nam Sung Kim,et al. GPUWattch: enabling energy optimizations in GPGPUs , 2013, ISCA.
[5] Dionysios I. Reisis,et al. An efficient multiple precision floating-point multiplier , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.
[6] Kevin Skadron,et al. Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).
[7] Rob A. Rutenbar,et al. Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[8] Andrew B. Kahng,et al. Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.
[9] Shiann-Rong Kuang,et al. Variable-Latency Floating-Point Multipliers for Low-Power Applications , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Arindam Basu,et al. Low Power Probabilistic Floating Point Multiplier Design , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[11] John N. Mitchell,et al. Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..
[12] Jie Han,et al. Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).
[13] Eero P. Simoncelli,et al. Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.
[14] Anselmo Lastra,et al. Energy-precision tradeoffs in mobile Graphics Processing Units , 2008, 2008 IEEE International Conference on Computer Design.
[15] R. Dennard,et al. Design of micron MOS switching devices , 1972 .
[16] Michael J. Schulte,et al. Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support , 2009, IEEE Transactions on Computers.
[17] Hang Zhang,et al. Balancing Adder for error tolerant applications , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).