Interconnect delay testings of designs on programmable logic devices