16-Mb synchronous DRAM with 125-Mbyte/s data rate

In order to keep up with the growing need for memory bandwidth at low cost, a new synchronous DRAM (SDRAM) architecture is proposed. The SDRAM has programmable latency, burst length, and burst type for wide variety of applications. The experimental 16M SDRAM (2M/spl times/8) achieves a 125-Mbyte/s data rate using 0.5-/spl mu/m twin well CMOS technology. >

[1]  T. Obara,et al.  250 Mbyte/sec synchronous DRAM using a 3-stage-pipelined architecture , 1993, Symposium 1993 on VLSI Circuits.

[2]  Victor E. Lee,et al.  500 Mbyte/sec data-rate 512 Kbits*9 DRAM using a novel I/O interface , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[3]  Tae-Jin Kim,et al.  16 Mbit synchronous DRAM with 125 Mbyte/sec data rate , 1993, Symposium 1993 on VLSI Circuits.