MIC@R : A Generic Low Latency Router for On-Chip Networks

The design of efficient router represents a key issue for the success of the Network-on-chip approach. This paper presents and evaluates a novel router architecture MIC@R suitable for Networks-on-Chip (NoC) Design. This router offers lowest latency (1 cycle) and allows supporting several adaptive routing algorithms. Latency reduction is obtained by using Fast Parallel Routing (FPR) arbitration that consists in parallel processing -in one stage, routing decisions and arbitration. The proposed router architecture is evaluated in 2D Mesh with two adaptive routing algorithms: fully adaptive (FA) and Proximity Congestion Awareness (PCA). The obtained results show that our router, combined with adaptive routing techniques is effective in terms of latency and throughput.

[1]  William J. Dally.  Virtual-channel flow control , 1990, ISCA '90.

[2]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[3]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[4]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[5]  Simon W. Moore,et al.  The design and implementation of a low-latency on-chip network , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[8]  Chita R. Das,et al.  A low latency router supporting adaptivity for on-chip interconnects , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[9]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .