SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET

We have developed a robust latch for achieving high reliability in LSI. The latch can attenuate multi-node single-event-upset (MNSEU) and single event transient on local-clock (SETLC). The robust latch has Dual-clock-buffers (DCB) and Double-height-cell (DHC) technologies. Results on neutron acceleration experiments show that DHC can dramatically attenuate MNSEU and DCB can protect almost SETLC of the latch. In addition, we investigate optimum design in well structure.

[1]  A.F. Witulski,et al.  Analysis of Parasitic PNP Bipolar Transistor Mitigation Using Well Contacts in 130 nm and 90 nm CMOS Technology , 2007, IEEE Transactions on Nuclear Science.

[2]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[3]  G. Gasiot,et al.  A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[4]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[6]  B.L. Bhuva,et al.  Mitigation techniques for single event induced charge sharing in a 90 nm bulk CMOS process , 2008, 2008 IEEE International Reliability Physics Symposium.

[7]  K. Kumagai,et al.  Investigation of soft error rate including multi-bit upsets in advanced SRAM using neutron irradiation test and 3D mixed-mode device simulation , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  Ming Zhang,et al.  On the Scalability of Redundancy based SER Mitigation Schemes , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[9]  S. S. Chung,et al.  Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[10]  Taiki Uemura,et al.  Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs , 2008, 2008 14th IEEE International On-Line Testing Symposium.