Limits of integrated-circuit manufacturing
暂无分享,去创建一个
[1] R. R. Doering. THE MMST PROGRAM : AN OVERVIEW , 1994 .
[2] John Frank Charles Kingman,et al. The single server queue in heavy traffic , 1961, Mathematical Proceedings of the Cambridge Philosophical Society.
[3] Paul L. McEuen,et al. Single-Electron Transport in Ropes of Carbon Nanotubes , 1997, Science.
[4] D. Frank,et al. Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[5] S. C. Wood,et al. Simple performance models for integrated processing tools , 1996 .
[6] Stoddart,et al. Electronically configurable molecular-based logic gates , 1999, Science.
[7] P. K. Chatterjee,et al. The future of microelectronics , 1998 .
[8] J. Hough. Theory and Problems of Operations Research , 1983 .
[9] R.R. Doering,et al. Exploring the limits of cycle time for VLSI processing , 1994, Proceedings of 1994 VLSI Technology Symposium.
[10] Richard Hughes,et al. Quantum computation , 1998 .
[11] J. R. Duley,et al. As good as it gets: optimal fab design and deployment , 1999 .
[12] D.A. Hodges,et al. Benchmarking Semiconductor Manufacturing , 1997, 27th European Solid-State Device Research Conference.
[13] Sridhar Seshadri,et al. Fabless-foundry partnership: models and analysis of coordination issues , 1999 .