Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs

The RC-based power-rail electrostatic-discharge (ESD) clamp circuit with big field-effect transistor (BigFET) layout style in the main ESD clamp n-channel metal-oxide-semiconductor (NMOS) transistor was widely used to enhance the ESD robustness of a CMOS IC fabricated in advanced CMOS processes. To further reduce the occupied layout area of the RC in the power-rail ESD clamp circuit, a new ESD-transient detection circuit realized with smaller capacitance has been proposed and verified in a 0.13-mum CMOS process. From the experimental results, the power-rail ESD clamp circuit with the new proposed ESD-transient detection circuit can achieve a long-enough turn-on duration and higher ESD robustness under ESD stress condition, as well as better immunity against mis-trigger and latch-on event under the fast-power-on condition.

[1]  Ming-Dou Ker,et al.  Unexpected failure in power-rail ESD clamp circuits of CMOS integrated circuits in microelectronics systems during electrical fast transient (EFT) test and the re-design solution , 2007, 2007 18th International Zurich Symposium on Electromagnetic Compatibility.

[2]  J.C. Smith,et al.  A low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65nm CMOS technologies , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  Timothy J. Maloney,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[4]  T. Smedes,et al.  ESD protection for high-voltage CMOS technologies , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  Timothy J. Maloney,et al.  New considerations for MOSFET power clamps , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[8]  Ming-Dou Ker,et al.  Failure of On-Chip Power-Rail ESD Clamp Circuits During System-Level ESD Test , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[9]  R. Gauthier,et al.  Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  M. Ker.  Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[11]  Chung-Yu Wu,et al.  Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Gaetano Palumbo,et al.  Low-voltage LDO Compensation Strategy based on Current Amplifiers , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[13]  R. Gauthier,et al.  A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[14]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[15]  Edgar Sánchez-Sinencio,et al.  Full On-Chip CMOS Low-Dropout Voltage Regulator , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.