Switching response modeling of the CMOS inverter for sub-micron devices

In this paper an accurate, analytical model for the evaluation of the CMOS inverter delay in the sub-micron regime, is presented. A detailed analysis of the inverter operation is provided which results in accurate expressions describing the output waveform. These analytical expressions are valid for all the inverter operation regions and input waveform slopes. They take into account the influences of the short-circuit current during switching, and the gate-to-drain coupling capacitance. The presented model shows clearly the influence of the inverter design characteristics, the load capacitance, and the slope of the input waveform driving the inverter on the propagation delay. The results are in excellent agreement with SPICE simulations.

[1]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[2]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Earl D. Rainville,et al.  Elementary Differential Equations , 1970 .

[4]  Kjell Jeppson,et al.  Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay , 1994 .

[5]  Jeong-Taek Kong,et al.  Methods to improve digital MOS macromodel accuracy , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[7]  Sherif H. K. Embabi,et al.  Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Nicholas C. Rumin,et al.  Inverter models of CMOS gates for supply current and delay evaluation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[10]  J R Burns,et al.  SWITCHING RESPONSE OF COMPLEMENTARY SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS , 1964 .

[11]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[12]  E. D. Rainville,et al.  Elementary differential equations , 1970 .

[13]  Karem A. Sakallah,et al.  Analytical transient response of CMOS inverters , 1992 .

[14]  N. C. Rumin,et al.  Simultaneous delay and maximum current calculation in CMOS gates , 1992 .

[15]  S. Dutta,et al.  A comprehensive delay model for CMOS inverters , 1995 .

[16]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .