Parametric Representations of Boolean Constraints.
暂无分享,去创建一个
[1] Carl-Johan H. Seger,et al. Symbolic Trajectory Evaluation , 1997, Formal Hardware Verification.
[2] Olivier Coudert,et al. A unified framework for the formal verification of sequential circuits , 1990, ICCAD 1990.
[3] Randal E. Bryant,et al. Formal verification by symbolic evaluation of partially-ordered trajectories , 1995, Formal Methods Syst. Des..
[4] Ganesh Gopalakrishnan,et al. Efficient symbolic simulation-based verification using the parametric form of Boolean expressions , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..