Comprehensive Electromagnetic Modeling of On-Chip Switching Noise Generation and Coupling

A comprehensive modeling methodology is presented for the investigation of on-chip noise generation and coupling due to power switching. The backbone of the methodology is an electromagnetic model for the on-chip portion of the power grid. This allows for the impact of the displacement current density and, hence, electromagnetic retardation, to be taken into account in the accurate modeling of the power grid behavior at picosecond switching speeds. In this manner, and through the interfacing of this model with an electromagnetic model for the package portion of the power grid, which is described in terms of a multiport rational matrix transfer function, the impact of package-chip electrical interactions on switching noise can be modeled with electromagnetic accuracy. The electromagnetic model for the power grid is complemented by a resistance-capacitance model for the semiconductor substrate, which is capable of modeling local substrate induced noise coupling between neighboring circuits. Finally, distributed resistance, inductance, capacitance and conductance circuits for signal wires are extracted and used to provide for a transmission line-based modeling of crosstalk and power grid induced signal degradation. Transient simulations using the proposed comprehensive model are carried out using a hybrid time-domain integration scheme which combines a SPICE-like engine for the analysis of all circuit netlists and the nonlinear drivers incorporated in the model with a numerical integration algorithm suitable for the expedient update of the state variables in the discrete electromagnetic model for the power grid.

[1]  A. Rong,et al.  Electromagnetic modeling of interconnects for mixed-signal integrated circuits from DC to multi-GHz frequencies , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[2]  Charlie Chung-Ping Chen,et al.  Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[4]  C. Paul.  Introduction to electromagnetic compatibility , 2005 .

[5]  Larry Pileggi,et al.  IC Interconnect Analysis , 2002 .

[6]  N. Orhanovic,et al.  Full wave analysis of planar interconnect structures using FDTD-SPICE , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[7]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[8]  T. Sarkar,et al.  Using the matrix pencil method to estimate the parameters of a sum of complex exponentials , 1995 .

[9]  Yu Zhu,et al.  Multigrid Finite Element Methods for Electromagnetic Field Modeling , 2006 .

[10]  Jae-Yong Ihm,et al.  Modeling of semiconductor substrate on on-chip power grid switching , 2004, Electrical Performance of Electronic Packaging - 2004.

[11]  Joseph Lipka,et al.  A Table of Integrals , 2010 .

[12]  Shinji Tanabe,et al.  Hybrid FDTD-SPICE analysis of radiated emission from PCB with integrated circuits , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[13]  Eby G. Friedman,et al.  Simultaneous switching noise in on-chip CMOS power distribution networks , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Allen Taflove,et al.  Computational Electrodynamics the Finite-Difference Time-Domain Method , 1995 .

[15]  Adam Semlyen,et al.  Computation of electromagnetic transients using dual or multiple time steps , 1993 .

[16]  M. Swaminathan,et al.  Modeling of power supply noise in large chips with nonlinear circuits , 2002, Electrical Performance of Electronic Packaging,.

[17]  A.C. Cangellaris,et al.  Expedient methodology for the quantification of interconnect-induced semiconductor substrate noise , 2004, Electrical Performance of Electronic Packaging - 2004.

[18]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[19]  Jifeng Mao,et al.  Effect of substrate resistivity on switching noise in on-chip power distribution networks , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[20]  A.C. Cangellaris,et al.  Comprehensive Model for On-Chip Power Grid Transient Analysis and Power Grid-Induced Noise Prediction , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[21]  Wolfgang Fichtner,et al.  Global modeling of microwave applications by combining the FDTD method and a general semiconductor device and circuit simulator , 1999 .

[22]  Lawrence T. Pileggi,et al.  Modeling and analysis of regular symmetrically structured power/ground distribution networks , 2002, DAC '02.

[23]  Xavier Aragones,et al.  Experimental comparison of substrate noise coupling using different wafer types , 1999 .

[24]  A.C. Cangellaris,et al.  Distributed on-chip power grid modeling: an electromagnetic alternative to RLC extraction-based models , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[25]  Myoung Joon Choi,et al.  A quasi three-dimensional distributed electromagnetic model for complex power distribution networks , 2002 .

[26]  B. Gustavsen,et al.  Enforcing Passivity for Admittance Matrices Approximated by Rational Functions , 2001, IEEE Power Engineering Review.

[27]  Jacob K. White,et al.  Automatic generation of accurate circuit models of 3-D interconnect , 1998 .

[28]  Christos Christopoulos,et al.  Introduction to Electromagnetic Compatibility , 2007 .

[29]  Tatsuo Itoh,et al.  Full-wave analysis of packaged microwave circuits with active and nonlinear devices: an FDTD approach , 1997 .

[30]  Rajendran Panda,et al.  On the interaction of power distribution network with substrate , 2001, ISLPED '01.

[31]  Charlie Chung-Ping Chen,et al.  Generalized FDTD-ADI: an unconditionally stable full-wave Maxwell's equations solver for VLSI interconnect modeling , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[32]  Kenneth S. Kundert,et al.  The designer's guide to SPICE and Spectre , 1995 .

[33]  Andreas C. Cangellaris,et al.  Rigorous electromagnetic modeling of chip-to-package (first-level) interconnections , 1993 .

[34]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  G. Kobidze.  Incorporating SPICE into an FDTD code , 1999, 1999 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.99EX147).

[36]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[37]  A.C. Cangellaris,et al.  Comprehensive models for the investigation of on-chip switching noise generation and coupling , 2005, 2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005..

[38]  Jae-Yong Ihm.  Comprehensive Electromagnetic Approach for Modeling of on-Chip Power Grid Switching , 2005 .

[39]  Reinaldo A. Bergamaschi,et al.  The A to Z of SoCs , 2002, ICCAD 2002.

[40]  Kishore Singhal,et al.  Computer Methods for Circuit Analysis and Design , 1983 .

[41]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1996 .

[42]  Hugo De Man,et al.  High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects , 2004, Proceedings. 41st Design Automation Conference, 2004..

[43]  G. Manetas,et al.  Methodology for expedient computation of semiconductor substrate noise coupling , 2004, Electrical Performance of Electronic Packaging - 2004.

[44]  Albert E. Ruehli,et al.  Systematic development of transmission-line models for interconnects with frequency-dependent losses , 2001 .

[45]  Charlie Chung-Ping Chen,et al.  The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[46]  A. Taflove,et al.  The use of SPICE lumped circuits as sub-grid models for FDTD analysis , 1994, IEEE Microwave and Guided Wave Letters.

[47]  Yu Zheng,et al.  Implicit treatment of substrate and power-ground losses in return-limited inductance extraction , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[48]  C. Durney,et al.  Extending the two-dimensional FDTD method to hybrid electromagnetic systems with active and passive lumped elements , 1992 .