PAM-4 receiver with integrated linear TIA and 2-bit ADC in 0.13 μm SiGe:C BiCMOS for high-speed optical communications
暂无分享,去创建一个
[1] Xin Yin,et al. A 64 Gb/s PAM-4 linear optical receiver , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).
[2] Ian Dedic. 56Gs/s ADC : Enabling 100GbE , 2010, 2010 Conference on Optical Fiber Communication (OFC/NFOEC), collocated National Fiber Optic Engineers Conference.
[3] Dennis W. Prather,et al. Power-efficient low-noise 86 GHz broadband amplifier in 130 nm SiGe BiCMOS , 2014 .
[4] Bo Zhang,et al. 3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[5] F Ellinger,et al. A Jitter-Optimized Differential 40-Gbit/s Transimpedance Amplifier in SiGe BiCMOS , 2010, IEEE Transactions on Microwave Theory and Techniques.
[6] Jorge Pernillo,et al. 3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).