A Representation for Bit Section Based Analysis and Optimization
暂无分享,去创建一个
[1] Jack W. Davidson,et al. Memory access coalescing: a technique for eliminating redundant memory accesses , 1994, PLDI '94.
[2] Ruby B. Lee,et al. Challenges to Combining General-Purpose and Multimedia Processors , 1997, Computer.
[3] Rainer Leupers,et al. C Compiler Design for an Industrial Network Processor , 2001 .
[4] Uri C. Weiser,et al. MMX technology extension to the Intel architecture , 1996, IEEE Micro.
[5] Jose Fridman. Data alignment for sub-word parallelism in DSP , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).
[6] Gerhard Fettweis,et al. A new network processor architecture for high-speed communications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).
[7] Saman P. Amarasinghe,et al. Exploiting superword level parallelism with multimedia instruction sets , 2000, PLDI '00.
[8] Rajiv Gupta,et al. Data Compression Transformations for Dynamically Allocated Data Structures , 2002, CC.
[9] Mark Stephenson,et al. Bidwidth analysis with application to silicon compilation , 2000, PLDI '00.