A 20-Gb/s 2-to-1 MUX and a 40-GHz VCO in 0.18-/spl mu/m CMOS technology

A 20-Gb/s MUX incorporates multiple resonance techniques and a 40-GHz VCO employs a differentially-stacked inductors. Fabricated in 0.18-/spl mu/m CMOS technology, the MUX achieves a data jitter of 1.57 ps,rms and the VCO a phase noise of -90 dBc/Hz at 1-MHz offset.

[1]  Marc Tiebout,et al.  A 1V 51GHz fully-integrated VCO in 0.12/spl mu/m CMOS , 2002 .

[2]  B. Nauta,et al.  A robust 43-GHz VCO in CMOS for OC-768 SONET applications , 2004, IEEE Journal of Solid-State Circuits.

[3]  D. Yamazaki,et al.  A 43Gb/s 2:1 selector IC in 90nm CMOS technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  V. Condito,et al.  40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance , 2003, IEEE J. Solid State Circuits.

[5]  On-chip spiral inductors with patterned ground shields for Si-based RF ICs , 1998 .

[6]  Behzad Razavi,et al.  Stacked inductors and transformers in CMOS technology , 2001 .

[7]  B. Razavi,et al.  40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[8]  M. Wurzer,et al.  25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Arpad L. Scholtz,et al.  40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS , 2003 .

[10]  C. Yue,et al.  On-chip Spiral Inductors With Patterned Ground Shields For Si-based RF IC's , 1997, Symposium 1997 on VLSI Circuits.

[11]  D. Friedman,et al.  A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  J. Long,et al.  A Q-factor enhancement technique for MMIC inductors , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).