A Fast Architecture for H.264/AVC Deblocking Filter Using a Clock Cycles Saving Process

In this paper a fast architecture for Deblocking Filter in H.264/AVC video coding standard is presented. This architecture consists of a jump circuit which can increase the processing speed. To reduce the system complexity, we consider a single port external memory to be connected to our architecture which is designed with the minimum hardware cost compared to other kinds of architecture. Accessing to the external memory is reduced by reusing stored blocks. Filtering operation is concurrent with reading/writing blocks. Simulation results show that the processing cycle count of the proposed architecture has decreased comparing to other similar architectures.

[1]  Chung-Ho Chen,et al.  A Memory Efficient Architecture for Deblocking Filter in H.264 Using Vertical Processing Order , 2005, 2005 International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

[2]  Gregory Doumenis,et al.  A real-time H.264/AVC VLSI encoder architecture , 2007, Journal of Real-Time Image Processing.

[3]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[4]  Ashraf A. Kassim,et al.  A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC , 2006, IEEE Transactions on Consumer Electronics.

[5]  Faouzi Kossentini,et al.  H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..

[6]  David Renshaw,et al.  IEEE International Symposium on Circuits and Systems (ISCAS) , 1990 .

[7]  Satoshi Goto,et al.  A Highly Parallel Architecture for Deblocking Filter in H.264/AVC , 2005, IEICE Trans. Inf. Syst..

[8]  Jong-Wha Chong,et al.  A Memory and Performance Optimized Architecture of Deblocking Filter in H.264/AVC , 2007, 2007 International Conference on Multimedia and Ubiquitous Engineering (MUE'07).

[9]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[10]  Jar-Ferr Yang,et al.  Efficient deblocking filter architecture for H.264 video coders , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Youn-Long Lin,et al.  A near optimal deblocking filter for H.264 advanced video coding , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[12]  Ming-Ting Sun,et al.  Statistical Analysis Based H.264 High Profile Deblocking Speedup , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Tian-Sheuan Chang,et al.  An in-place architecture for the deblocking filter in H.264/AVC , 2006, IEEE Trans. Circuits Syst. II Express Briefs.

[14]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[15]  Nasser Kehtarnavaz,et al.  1st and 2nd issues of real-time image processing , 2008, Journal of Real-Time Image Processing.

[16]  Yue-Xi Zhao,et al.  A Novel Parallel Processing Architecture for Deblocking Filter in H.264 Using Vertical MB Filtering Order , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[17]  Jani Lainema,et al.  Adaptive deblocking filter , 2003, IEEE Trans. Circuits Syst. Video Technol..