Design and Implementation of an Efficient Modified CORDIC Algorithm

Coordinate Rotation Digital Computer (CORDIC) algorithm has greatly improved the efficiency of the hardware implementation of digital signal processing algorithms and other mathematical operations. While there exist quite a lot of redundant iterations in the Conventional CORDIC algorithm, this paper proposes a novel efficient modified CORDIC algorithm combining the Conventional CORDIC algorithm with the VSF CORDIC algorithm. And this new method has already been simulated and implemented on Cyclone IV FPGA. The results show that the number of iterations has been obviously reduced while the hardware resource consumption is also decreased to some extent.

[1]  Dhiraj K. Pradhan,et al.  On the Hardware Reduction of z-Datapath of Vectoring CORDIC , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Supriya Aggarwal,et al.  Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Javier Hormigo,et al.  Enhanced Scaling-Free CORDIC , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[5]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[6]  Swapna Banerjee,et al.  Virtually Scaling-Free Adaptive CORDIC Rotator , 2004 .

[7]  Martin Kumm,et al.  CORDIC II: A New Improved CORDIC Algorithm , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Junwei Li,et al.  Study of CORDIC algorithm based on FPGA , 2016, 2016 Chinese Control and Decision Conference (CCDC).

[9]  Swapna Banerjee,et al.  Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture , 2005, IEEE Transactions on Circuits and Systems for Video Technology.