Match-making for Monolithic 3D IC: Finding the right technology node

Monolithic 3D IC (M3D) has the potential to provide a break-through in the power and performance scaling challenges. We, for the first time, present a comprehensive study of M3D on a commercial design across multiple technology nodes. The performance and power impact of M3D is investigated using a commercial, in-order, 32-bit application processor, implemented on foundry 28nm and 14/16nm process nodes, as well as a predictive 7nm node. We study the factors across the technology nodes that affect the efficiency of M3D, and propose a roadmap for optimum technology and design interaction that will enable the full entitlement of M3D.

[1]  O. Faynot,et al.  3DVLSI with CoolCube process: An alternative path to scaling , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[2]  Giovanni De Micheli,et al.  CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[3]  H. T. Lin,et al.  A 16nm FinFET CMOS technology for mobile SoC and computing applications , 2013, 2013 IEEE International Electron Devices Meeting.

[4]  Taejoong Song,et al.  13.2 A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  K. C. Ting,et al.  28nm metal-gate high-K CMOS SoC technology for high-performance mobile applications , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[6]  B. Lherron,et al.  A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[7]  W. Arden,et al.  More Than Moore White Paper , 2021, 2021 IEEE International Roadmap for Devices and Systems Outbriefs.

[8]  Gerald Cibrario,et al.  A comprehensive study of Monolithic 3D cell on cell design using commercial 2D tool , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Sung Kyu Lim,et al.  Design and CAD methodologies for low power gate-level monolithic 3D ICs , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).