论文信息 - A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback

A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback

This paper presents a previously unpublished technique for the reduction of the sensitivity to clock jitter in continuous-time sigma-delta modulators. Therefore, the main clock jitter source, the feedback digital-to-analog converter, is implemented by using a sloping feedback pulse-form, which is generated by a transistor current source and a circuit to generate the slope. In this first implementation, a third-order continuous-time modulator has been designed, achieving 10 bits of resolution and consuming only 250/spl mu/W from a 1.5V supply, while the jitter sensitivity could be remarkably reduced.

M. Ortmanns | Y. Manoli | F. Gerfers

[1] Maurits Ortmanns,et al. Influence of finite integrator gain bandwidth on continuous-time sigma delta modulators , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2] W. Martin Snelgrove,et al. Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[3] H. Tao,et al. Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[4] Maurits Ortmanns,et al. A continuous–time sigma–delta modulator with reduced jitter sensitivity , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[5] Maurits Ortmanns,et al. A 12-bit power efficient continuous-time ΣΔ modulator with 250µW power consumption , 2001 .