Design and Analysis of Low Power and High SFDR Direct Digital Frequency Synthesizer

Due to the advantages of fast frequency shifting, continuous phase shifting, fine frequency resolution, large bandwidth, and excellent spectral purity, the direct digital frequency synthesis (DDFS) technique is attracting more attention than ever before. Although the DDFS suffer from high power consumption, recent researches on the development of the low power DDFS (LP-DDFS) increases the feasibility of applying the DDFS to portable devices. To further accelerate the use of LP-DDFS, a new LP-DDFS design to significantly improve power efficiency is proposed and analyzed in this paper. In the new design, the dominant spur by truncation errors causing performance degradation has been also thoroughly considered. Since the existing dithering techniques for the truncation error problems can cause the additional performance degradation due to the side effects such as frequency offset and SNDR deterioration, an enhanced dithering technique is also proposed in this paper. The proposed technique includes a frequency compensation circuit and thus minimizes the truncation errors in the LP-DDFS with the minimal additional power consumption and SNDR degradation. Both theoretical and experimental analysis are conducted to verify the proposed design, where a prototype chip is fabricated and measured.

[1]  Ching-Yuan Yang,et al.  A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $\mu$m SiGe BiCMOS , 2011, IEEE Journal of Solid-State Circuits.

[2]  Davide De Caro,et al.  Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Davide De Caro,et al.  Direct digital frequency synthesizers with polynomial hyperfolding technique , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Michael J. Flanagan,et al.  Spur-reduced digital sinusoid synthesis , 1993, IEEE Trans. Commun..

[6]  Jae-Hun Jung,et al.  A 1.3-GHz 350-mW Hybrid Direct Digital Frequency Synthesizer in 90-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[7]  Paul-Peter Sotiriadis,et al.  Spurs-Free Single-Bit-Output All-Digital Frequency Synthesizers With Forward and Feedback Spurs and Noise Cancellation , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[9]  Tong Zhao,et al.  Real-Time Imaging of Particles Distribution in Centrifugal Particles-Liquid Two-Phase Fields by Wireless Electrical Resistance Tomography (WERT) System , 2019, IEEE Access.

[10]  B. Stengel,et al.  Controlled dither in 90 nm digital to time conversion based direct digital synthesizer for spur mitigation , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[11]  Aleksandar Milenkovic,et al.  A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[12]  In-Cheol Park,et al.  Quadrature direct digital frequency synthesis using fine-grain angle rotation technique , 2003 .

[13]  Robert Weigel,et al.  A 366mW direct digital synthesizer at 15GHz clock frequency in SiGe Bipolar technology , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[14]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  R.C. Jaeger,et al.  A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise , 2006, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[16]  Silvestri Francesca,et al.  Comparison between Trigonometric, and traditional DDS, in 90 nm technology , 2018 .

[17]  Lee-Sup Kim,et al.  An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter , 2004, IEEE Journal of Solid-State Circuits.

[18]  刘新宇,et al.  A 2-GHz 32-bit ROM-based direct-digital frequency synthesizer in 0.13 μm CMOS , 2017 .

[19]  K. Galanopoulos,et al.  Optimal dithering sequences for spurs suppression in Pulse Direct Digital Synthesizers , 2012, 2012 IEEE International Frequency Control Symposium Proceedings.

[20]  Davide De Caro,et al.  A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique , 2007, IEEE Journal of Solid-State Circuits.

[21]  Li Wei,et al.  Ranging Method for Navigation Based on High-Speed Frequency-Hopping Signal , 2018, IEEE Access.

[22]  Davide De Caro,et al.  Reducing Lookup-Table Size in Direct Digital Frequency Synthesizers Using Optimized Multipartite Table Method , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Venceslav F. Kroupa.  CMOS/SOS Frequency Synthesizer LSI Circuit for Spread Spectrum Communications , 1999 .

[24]  Sung-Mo Kang,et al.  21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[25]  Antonio G. M. Strollo,et al.  A 380 MHz Direct Digital Synthesizer/Mixer With Hybrid CORDIC Architecture in 0.25 µm CMOS , 2007, IEEE J. Solid State Circuits.

[26]  J. Graffeuil,et al.  A 6-GHz Low-Power BiCMOS SiGe:C 0.25 $\mu$ m Direct Digital Synthesizer , 2008, IEEE Microwave and Wireless Components Letters.