Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis

As NAND flash memory manufacturers scale down to smaller process technology nodes and store more bits per cell, reliability and endurance of flash memory reduce. Wear-leveling and error correction coding can improve both reliability and endurance, but finding effective algorithms requires a strong understanding of flash memory error patterns. To enable such understanding, we have designed and implemented a framework for fast and accurate characterization of flash memory throughout its lifetime. This paper examines the complex flash errors that occur at 30-40nm flash technologies. We demonstrate distinct error patterns, such as cycle-dependency, location-dependency and value-dependency, for various types of flash operations. We analyze the discovered error patterns and explain why they exist from a circuit and device standpoint. Our hope is that the understanding developed from this characterization serves as a building block for new error tolerance algorithms for flash memory.

[1]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[2]  Mingzhen Xu,et al.  Extended Arrhenius law of time-to-breakdown of ultrathin gate oxides , 2003 .

[3]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[4]  Guido Torelli,et al.  On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.

[5]  Sivan Toledo,et al.  Algorithms and data structures for flash memories , 2005, CSUR.

[6]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .

[7]  N. Shibata,et al.  A 70nm 16Gb 16-level-cell NAND Flash Memory , 2007, 2007 IEEE Symposium on VLSI Circuits.

[8]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.

[9]  J. Kessenich,et al.  Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.

[10]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[11]  Yohwan Koh,et al.  NAND Flash Scaling Beyond 20nm , 2009, 2009 IEEE International Memory Workshop.

[12]  Yan Li,et al.  A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate , 2009, IEEE Journal of Solid-State Circuits.

[13]  Hsin-Heng Wang,et al.  A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory , 2009, 2009 IEEE International Memory Workshop.

[14]  Dong-Kyu Lee,et al.  NAND Flash reliability degradation induced by HCI in boosted channel potential , 2010, 2010 IEEE International Reliability Physics Symposium.

[15]  Ken Mai,et al.  FPGA-Based Solid-State Drive Prototyping Platform , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[16]  S. Tanakamaru,et al.  Post-manufacturing, 17-times acceptable raw bit error rate enhancement, dynamic codeword transition ECC scheme for highly reliable solid-state drives, SSDs , 2011 .

[17]  E. Parkway.  Quantifying Reliability of Solid-State Storage from Multiple Aspects , 2011 .