A 1 V, compact, current-mode neural spike detector with detection probability estimator in 65 nm CMOS

In this paper, we describe a novel low power, compact, current-mode spike detector circuit for real-time neural recording systems where neural spikes or action potentials (AP) are of interest. Such a circuit can enable massive compression of data facilitating wireless transmission. This design operates by approximating the popularly used nonlinear energy operator (NEO) through standard current mode analog blocks that can operate at low voltages. To reduce sensitivity of threshold setting, this work uses a current-mode oscillator based detection probability estimator (DPE) to reject false positives caused by the background noise. The circuit is implemented in a 65 nm CMOS process and occupies 200 μm × 150 μm of chip area. Operating from a 1 V power supply, it consumes about 88 nW of static power and 10 nJ of dynamic energy per input spike.

[1]  Yiannos Manoli,et al.  A 62mV 0.13μm CMOS standard-cell-based design technique using schmitt-trigger logic , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Jeremy Holleman,et al.  A micro-power neural spike detector and feature extractor in .13μm CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[3]  Tong Wu,et al.  A multichannel integrated circuit for neural spike detection based on EC-PC threshold estimation , 2013, 2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC).

[4]  Naveen Verma,et al.  Enabling advanced inference on sensor nodes through direct use of compressively-sensed signals , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Qingyun Ma,et al.  Ultra-low-power high sensitivity spike detectors based on modified nonlinear energy operator , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[6]  Ángel Rodríguez-Vázquez,et al.  A Low-Power Programmable Neural Spike Detection Channel With Embedded Calibration and Data Compression , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[7]  Timothy G. Constandinou,et al.  A 1.5 μW NEO-based spike detector with adaptive-threshold for calibration-free multichannel neural interfaces , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[8]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[9]  Yiannos Manoli,et al.  A 62 mV 0.13 $\mu$ m CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic , 2011, IEEE Journal of Solid-State Circuits.