Semiparallel microelectronic implementation of neural network models using CCD technology

A new generic architecture for realising the basic functions of neural networks is described. In the proposed configuration the N × N interconnectivity problem is accomplished by a simultaneous combination of horizontal and vertical shifting of CCD arrays. The proposed devices can be implemented with present-day technologies.