High-Q Slow-Wave Transmission Line for Chip Area Reduction on Advanced CMOS Processes

A slow-wave transmission line (SWTL) structure has been presented in earlier works for advanced CMOS processes. This structure has a high quality factor and low attenuation. It is now shown that this structure also allows slow-waves to propagate which results in a short wavelength for chip area-reduction. It is shown in this work, using test structures measurements, that the wavelength-reduction property can be varied by the coplanar dimensions of the lines. This structure is also designed to satisfy the stringent density requirements of advanced CMOS processes. Test structures were fabricated using CMOS 90 nm process technology with measurements made up to 110 GHz.

[1]  H. Hasegawa,et al.  Properties of Microstrip Line on Si-SiO/sub 2/ System , 1971 .

[2]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[3]  Minoru Fujishima,et al.  On-Chip Asymmetric Coaxial Waveguide Structure for Chip Area Reduction , 2006 .

[4]  T. Ohguro,et al.  Future perspective and scaling down roadmap for RF CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[5]  T.S.D. Cheung,et al.  On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Minoru Fujishima,et al.  Characterization of High Q Transmission Line Structure for Advanced CMOS Processes , 2006, IEICE Trans. Electron..