An all-factor modulation bandwidth extension technique for delta-sigma PLL transmitter
暂无分享,去创建一个
[1] D.J. Allstot,et al. A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[2] Michael H. Perrott,et al. A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.
[3] Hui Ye,et al. A tri-band, 2-RX MIMO, 1-TX TD-LTE CMOS transceiver , 2015, Microelectron. J..
[4] S. Tanaka,et al. $\Delta \Sigma $ PLL Transmitter With a Loop-Bandwidth Calibration System , 2008, IEEE Journal of Solid-State Circuits.
[5] Hui Ye,et al. A power-area-efficient, 3-band, 2-RX MIMO, TD-LTE receiver with direct-coupled ADC , 2015, Int. J. Circuit Theory Appl..
[6] Manabu Kawabe,et al. AS PLL Transmitter With a Loop-Bandwidth Calibration System , 2008 .
[7] Ping-Ying Wang,et al. A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.
[8] Qiang Li,et al. A Quad-Band GSM/GPRS/EDGE SoC in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.
[9] Hui Ye,et al. A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.