Selection of Crosstalk-Induced Faults in Enhanced Delay Test
暂无分享,去创建一个
[1] Antonio Rubio,et al. Logic fault model for crosstalk interferences in digital circuits , 1989 .
[2] Antonio Rubio,et al. Spurious signals in digital CMOS VLSI circuits: a propagation analysis , 1992 .
[3] Xiaole Xu,et al. An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Kwang-Ting Cheng,et al. Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Kozo Kinoshita,et al. An algorithmic test generation method for crosstalk faults in synchronous sequential circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).
[6] Yinghua Min,et al. Boolean process , 1997 .
[7] Melvin A. Breuer,et al. Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[8] Jacob A. Abraham,et al. Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[9] Melvin A. Breuer,et al. Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[10] Kwang-Ting Cheng,et al. Test challenges for deep sub-micron technologies , 2000, Proceedings 37th Design Automation Conference.
[11] Kaushik Roy,et al. Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.
[12] Zhongcheng Li,et al. Reduction of Number of Paths to be Tested in Delay Testing , 2000, J. Electron. Test..
[13] Kwang-Ting Cheng,et al. Delay testing considering crosstalk-induced effects , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[14] Hiroshi Takahashi,et al. On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[15] Melvin A. Breuer,et al. Test Generation for Crosstalk-Induced Faults: Framework and Computational Results , 2002, J. Electron. Test..
[16] R. D. Blanton,et al. Path delay test generation for domino logic circuits in the presence of crosstalk , 2003, International Test Conference, 2003. Proceedings. ITC 2003..