Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

Usage of dual supply voltages in a digital circuit is an effective way of reducing the dynamic power consumption due to the quadratic relation of supply voltage to dynamic power consumption. But the need for level shifters when a low voltage gate drives a high voltage gate has been a limiting factor preventing widespread usage of dual supply voltages in digital circuit design. The overhead of level shifters forces designers to increase the granularity of dual voltage assignment, reducing the maximum obtainable savings. We propose a method of incorporating voltage level conversion into regular CMOS gates by using a second threshold voltage. Proposed level shifter design makes it possible to apply dual supply voltages at gate level granularity with much less overhead compared to traditional level shifters. We modify the threshold voltage of the high voltage gates that are driven by low voltage gates in order to obtain the level shifting operation together with the logic operation. Using our method, we obtained an average of 20% energy savings for ISCAS'85 benchmark circuits designed using 180-nm technology and 17% when 70-nm technology is used.

[1]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997 .

[2]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  Herschel A. Ainspan,et al.  A fully-integrated 5-GHz frequency synthesizer in SiGe BiCMOS , 1999, Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024).

[4]  Enrico Macii,et al.  Enhanced clustered voltage scaling for low power , 2002, GLSVLSI '02.

[5]  A. Chatterjee,et al.  Algorithm for achieving minimum energy consumption in CMOS circuits using multiple supply and threshold voltages at the module level , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[6]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[7]  Ankur Srivastava,et al.  On gate level power optimization using dual-supply voltages , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[8]  K. Parhi,et al.  Synthesis of low power CMOS VLSI circuits using dual supply voltages , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[9]  J. D. Wiest,et al.  Management Guide to PERT/CPM , 1969 .

[10]  Behzad Razavi.  A 2V 900MHz Monolithic CMOS DualLoop Frequency Synthesizer for GSM Receivers , 2003 .

[11]  P. Larsson.  High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[12]  Robert B. Hitchcock,et al.  Timing verification and the timing analysis program , 1988, DAC 1982.

[13]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[14]  Borivoje Nikolic,et al.  Level conversion for dual-supply systems , 2004 .

[15]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[16]  Abhijit Chatterjee,et al.  Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[17]  H. Arakida,et al.  A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[18]  Dennis Sylvester,et al.  Fast and energy-efficient asynchronous level converters for multi-VDD design [CMOS ICs] , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..