Verifying clock schedules
暂无分享,去创建一个
[1] Trevor N. Mudge,et al. CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Charles E. Leiserson,et al. A TIMING ANALYSIS OF LEVEL-CLOCKED CIRCUITRY , 1990 .
[3] W. Lien,et al. Wave-domino logic: timing analysis and applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[4] Kunle Olukotun,et al. Analysis and design of latch-controlled synchronous digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Thomas G. Szymanski,et al. Computing optimal clock schedules , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.