Cycling-Induced Charge Trapping/Detrapping in Flash Memories—Part I: Experimental Evidence

By using our 16-nm NAND Flash technology as a test vehicle, in this paper, we summarize all the experimental evidence that we have gathered so far on the phenomenology of cycling-induced charge trapping/detrapping in Flash memories. In particular, results from experiments conceived to explore the dependence of charge detrapping on cell memory state reveal that the phenomenon involves more than the simple capture and emission of charge carriers in tunnel-oxide defects. Besides, the thermal activation of charge trapping is highlighted for the first time, along with the detailed dynamics leading to the increase of the trapped charge as cell cycling proceeds. These results allow to lay some cornerstones for the microscopic description of cyclinginduced charge trapping/detrapping in Flash memories. From these cornerstones, in the companion paper (Resnati et al., 2016), a new physical picture for the trapping/detrapping processes will be proposed and implemented in a statistical model able to reproduce their corresponding threshold-voltage instabilities over array lifetime.

[1]  Chilhee Chung,et al.  Unified Endurance Degradation Model of Floating Gate NAND Flash Memory , 2013, IEEE Transactions on Electron Devices.

[2]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[3]  T. Grasser,et al.  NBTI in Nanoscale MOSFETs—The Ultimate Modeling Benchmark , 2014, IEEE Transactions on Electron Devices.

[4]  C. Miccoli,et al.  Resolving discrete emission events: A new perspective for detrapping investigation in NAND Flash memories , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[5]  A. Visconti,et al.  Assessment of distributed-cycling schemes on 45nm NOR flash memory arrays , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  A. Kotabe,et al.  Anomalously Large Threshold Voltage Fluctuation by Complex Random Telegraph Signal in Floating Gate Flash Memory , 2006, 2006 International Electron Devices Meeting.

[7]  Angelo Visconti,et al.  Cycling-Induced Charge Trapping/Detrapping in Flash Memories—Part II: Modeling , 2016, IEEE Transactions on Electron Devices.

[8]  A. Lacaita,et al.  Investigation of the RTN Distribution of Nanoscale MOS Devices From Subthreshold to On-State , 2013, IEEE Electron Device Letters.

[9]  A. Visconti,et al.  Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories , 2009, IEEE Transactions on Electron Devices.

[10]  J.P. Campbell,et al.  Random telegraph noise in highly scaled nMOSFETs , 2009, 2009 IEEE International Reliability Physics Symposium.

[11]  Guido Groeseneken,et al.  Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications , 2013 .

[12]  Y. Mori,et al.  Analysis of detrap current due to oxide traps to improve flash memory retention , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[13]  M. Nelhiebel,et al.  A two-stage model for negative bias temperature instability , 2009, 2009 IEEE International Reliability Physics Symposium.

[14]  K. Otsuga,et al.  The Impact of Random Telegraph Signals on the Scaling of Multilevel Flash Memories , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[15]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[16]  N. Mielke,et al.  Reliability performance of ETOX based flash memories , 1988, 26th Annual Proceedings Reliability Physics Symposium 1988.

[17]  Tetsuo Endoh,et al.  A reliable bi-polarity write/erase technology in flash EEPROMs , 1990, International Technical Digest on Electron Devices.

[18]  Andrea L. Lacaita,et al.  A step ahead toward a new microscopic picture for charge trapping/detrapping in flash memories , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[19]  Donggun Park,et al.  Data retention characteristics of sub-100 nm NAND flash memory cells , 2003, IEEE Electron Device Letters.

[20]  Andrea L. Lacaita,et al.  Revisiting Charge Trapping/Detrapping in Flash Memories From a Discrete and Statistical Standpoint—Part II: On-Field Operation and Distributed-Cycling Effects , 2014, IEEE Transactions on Electron Devices.

[21]  Myounggon Kang,et al.  Analysis of Failure Mechanisms and Extraction of Activation Energies $(E_{a})$ in 21-nm nand Flash Cells , 2013, IEEE Electron Device Letters.

[22]  Hyungcheol Shin,et al.  Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory , 2016, IEEE Transactions on Electron Devices.

[23]  G. M. Paolucci,et al.  String Current in Decananometer nand Flash Arrays: A Compact-Modeling Investigation , 2012, IEEE Transactions on Electron Devices.

[24]  Andrea L. Lacaita,et al.  Fitting Cells Into a Narrow $V_{T}$ Interval: Physical Constraints Along the Lifetime of an Extremely Scaled NAND Flash Memory Array , 2015, IEEE Transactions on Electron Devices.

[25]  Carmine Miccoli,et al.  Cycling pattern and read/bake conditions dependence of random telegraph noise in decananometer NAND flash arrays , 2015, 2015 IEEE International Reliability Physics Symposium.

[26]  H. Belgal,et al.  Recovery Effects in the Distributed Cycling of Flash Memories , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[27]  K. Takeuchi,et al.  Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.

[28]  Daniele Ielmini,et al.  A new conduction mechanism for the anomalous cells in thin oxide flash EEPROMs , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[29]  Kuniyoshi Yoshikawa,et al.  Degradation mechanism of flash EEPROM programming after program/erase cycles , 1993, Proceedings of IEEE International Electron Devices Meeting.

[30]  A. Visconti,et al.  Threshold-Voltage Instability Due to Damage Recovery in Nanoscale NAND Flash Memories , 2011, IEEE Transactions on Electron Devices.

[31]  P. Kalavade,et al.  Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling , 2004, IEEE Transactions on Device and Materials Reliability.

[32]  D. Schroder,et al.  Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM , 1998 .

[33]  Andrew R. Brown,et al.  RTS amplitudes in decananometer MOSFETs: 3-D simulation study , 2003 .

[34]  Andrea L. Lacaita,et al.  Revisiting Charge Trapping/Detrapping in Flash Memories From a Discrete and Statistical Standpoint—Part I: \(V_{T}\) Instabilities , 2014, IEEE Transactions on Electron Devices.

[35]  Kinam Kim,et al.  Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells , 2004 .