Highly stable, low power FinFET SRAM cells with exploiting dynamic back-gate biasing

Abstract In this paper, we propose two independent gate (IG) FinFET SRAM cells that use PMOS access transistors and back-gate (BG) biasing to achieve a high-stability performance. In the first cell, the back-gate of the access transistors is connected to the adjacent storage nodes, and the back-gate of the pull-down transistors is dynamically biased. Simulations indicate that the first proposed cell offers higher read static noise-margin (SNM), higher write-ability, least static/dynamic power, and a comparable read current compared to the previous IG-6TSRAMs. The second cell is a novel independently-controlled-gate FinFET SRAM cell, which provides a high read stability, the highest write-ability, low static power dissipation and high read current compared to the previously reported independently-controlled-gate FinFET SchmitTrigger based SRAM cells. This cell supportsbit-interleaving property at VDD = 0.4 V with high read/write yields.

[1]  Taejoong Song,et al.  A 14 nm FinFET 128 Mb SRAM With V $_{\rm MIN}$ Enhancement Techniques for Low-Power Applications , 2015, IEEE Journal of Solid-State Circuits.

[2]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[3]  Ali Afzali-Kusha,et al.  Design and Analysis of Two Low-Power SRAM Cell Structures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Mingu Kang,et al.  Asymmetric Independent-Gate MOSFET SRAM for High Stability , 2011, IEEE Transactions on Electron Devices.

[5]  Behzad Zeinali,et al.  Low‐leakage sub‐threshold 9 T‐SRAM cell in 14‐nm FinFET technology , 2017, Int. J. Circuit Theory Appl..

[6]  Zheng Guo,et al.  A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry , 2013, IEEE Journal of Solid-State Circuits.

[7]  K. Endo,et al.  Independent-Double-Gate FinFET SRAM for Leakage Current Reduction , 2009, IEEE Electron Device Letters.

[8]  Hanwool Jeong,et al.  Offset-Compensated Cross-Coupled PFET Bit-Line Conditioning and Selective Negative Bit-Line Write Assist for High-Density Low-Power SRAM , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Taejoong Song,et al.  13.2 A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[10]  Behzad Zeinali,et al.  A Reduced Store/Restore Energy MRAM-Based SRAM Cell for a Non-Volatile Dynamically Reconfigurable FPGA , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Marisa Lopez-Vallejo,et al.  Using pMOS Pass-Gates to Boost SRAM Performance by Exploiting Strain Effects in Sub-20-nm FinFET Technologies , 2014, IEEE Transactions on Nanotechnology.

[12]  F. Moradi,et al.  Asymmetrically Doped FinFETs for Low-Power Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[13]  Jerry G. Fossum,et al.  Fundamentals of Ultra-Thin-Body MOSFETs and FinFETs , 2013 .

[14]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Zheng Guo,et al.  FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[16]  Ching-Te Chuang,et al.  Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Anish Muttreja,et al.  FinFET Circuit Design , 2011 .

[18]  Behzad Ebrahimi,et al.  Robust FinFET SRAM design based on dynamic back-gate voltage adjustment , 2014, Microelectron. Reliab..

[19]  Jonathan Chang,et al.  A 16 nm 128 Mb SRAM in High- $\kappa$ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications , 2014, IEEE Journal of Solid-State Circuits.

[20]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[21]  Meishoku Masahara,et al.  Flex-Pass-Gate SRAM Design for Static Noise Margin Enhancement Using FinFET-Based Technology , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[22]  Leila Bagheriye,et al.  Low power and roboust FinFET SRAM cell using independent gate control , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[23]  Jaydeep P. Kulkarni,et al.  Tri-Mode Independent Gate FinFET-Based SRAM With Pass-Gate Feedback: Technology–Circuit Co-Design for Enhanced Cell Stability , 2013, IEEE Transactions on Electron Devices.

[24]  K. Roy,et al.  Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[25]  Farshad Moradi,et al.  A Novel Sensing Circuit with Large Sensing Margin for Embedded Spin-Transfer Torque MRAMs , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[26]  Zheng Guo,et al.  SRAM Read/Write Margin Enhancements Using FinFETs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Farshad Moradi,et al.  Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).