CMOS high speed ECL receivers

Introduction. Fast CMOS ECL interfaces offer important savings in off-chip delays for high speed CMOS SRAM, especially for sub-10 ns accesses in high speed large system applications. Asynchronous CMOS differential amplifier circuits in a 1 μm 5V technology [1] can meet the joint requirement of high speed and light tolerances needed for ECL receivers [2J.