Flexible active cycle stress testing of smart power switches
暂无分享,去创建一个
[1] M. Glavanovics,et al. Thermal destruction testing: An indirect approach to a simple dynamic thermal model of smart power switches , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[2] Thierry Lequeu,et al. Operation of power semiconductors under transient thermal conditions: thermal fatigue reliability and mechanical aspects , 2001, Microelectron. Reliab..
[3] Michael Glavanovics,et al. Analysis of wire bond and metallization degradation mechanisms in DMOS power transistors stressed under thermal overload conditions , 2004, Microelectron. Reliab..
[4] M. Stecher,et al. Influence of inhomogeneous current distribution on the thermal SOA of integrated DMOS transistors , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.
[5] I. Pages,et al. Reliability characterization of LDMOS transistors submitted to multiple energy discharges , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).
[6] M. Glavanovics,et al. Impact of thermal overload operation on wirebond and metallization reliability in smart power devices , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).