A 4-Mbit DRAM with half-internal-voltage bit-line precharge

A single 5-V supply 4-Mb dynamic random access memory (DRAM) was developed by using a buried-storage-electrode memory cell, a half-internal-voltage bit-line precharge method combined with a constant voltage converter, and a high signal-to-noise ratio sensing scheme. The chip was designed in a double-polycide, single-Al, epitaxial substrate NMOS technology with a 0.8-/spl mu/m minimum design rule. As a result, a 4M word/spl times/1-bit DRAM with 95-ns typical access time and 99.2-mm/SUP 2/ chip area was attained by 10.58-/spl mu/m/SUP 2/ storage cells.

[1]  R.H. Dennard,et al.  1 /spl mu/m MOSFET VLSI technology. IV. Hot-electron design constraints , 1979, IEEE Journal of Solid-State Circuits.

[2]  Sanjay K. Banerjee,et al.  A 4Mb DRAM with cross point trench transistor cell , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Y. Hokari,et al.  Buried storage electrode (BSE) cell for megabit DRAMs , 1985, 1985 International Electron Devices Meeting.

[4]  Masao Fukuma,et al.  Wiring Capacitance Simulation in Two and Three Dimensions , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  R. Hori,et al.  An experimental 1 Mbit DRAM based on high S/N design , 1984, IEEE Journal of Solid-State Circuits.

[6]  D. Critchlow,et al.  The SPT cell—A new substrate-plate trench cell for DRAMs , 1985, 1985 International Electron Devices Meeting.

[7]  Kiyoo Itoh,et al.  A corrugated capacitor cell (CCC) for megabit dynamic MOS memories , 1982 .

[8]  T. Furuyama,et al.  An experimental 4Mb CMOS DRAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  M. Ishikawa,et al.  Submicron CMOS technologies for four mega bit dynamic RAM , 1985, 1985 International Electron Devices Meeting.

[11]  T. Murotani,et al.  An 85ns 1Mb DRAM in a plastic DIP , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Kazuyasu Fujishima,et al.  A 90ns 1Mb DRAM with multi-bit test mode , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.