Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progression and Low Power Alleviation

The proposed domino logic is developed with the combination of Current Comparison Domino (CCD) logic and Conditional High Speed Keeper (CHSK) domino logic. In order to improve the performance metrics like power, delay and noise immunity, the redesign of CHSK is proposed with the CCD. The performance improvement is based on the parasitic capacitance, which reduces on the dynamic node for robust and rapid process of the circuit. The proposed domino logic is designed with keeper and without keeper to measure the performance metrics of the circuit. The outcomes of the proposed domino logic are better when compared to the existing domino logic circuits. The simulation of the proposed CHSK based on the CCD logic circuit is carried out in Cadence Virtuoso tool.

[1]  Shilpa Sharma,et al.  Energy Efficient and High Speed Domino Logic Circuit Design Techniques: An Overview , 2015 .

[2]  J. Muralidharan,et al.  An Integrated Switching Technique for Minimizing Power Consumption Using MDFSD in Domino Logic System , 2016 .

[3]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[4]  N. Tzartzanis,et al.  A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.

[5]  P. Manimegalai,et al.  Conceptual Improvisation on Low Power Mitigation for Domino Logic Systems using CHSK Domino Logic , 2016 .

[6]  Yalaganda Merlin,et al.  High-Performance of Domino Logic Circuit for Wide Fan-In Gates Using Mentor Graphics Tools , 2015 .

[7]  Gurmohan Singh,et al.  Analysis of Low Power CMOS Current Comparison Domino Logic Circuits in Ultra Deep Submicron Technologies , 2014 .

[8]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  C. Saranya,et al.  LEAKAGE POWER REDUCTION IN WALLACE TREE MULTIPLIER USING CURRENT COMAPRISON BASED DOMINO LOGIC FULL ADDERS , 2013 .

[10]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Shyam Akashe,et al.  Domino Logic Topologies of OR Gate with Variable Threshold Voltage Keeper , 2014 .

[12]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  A. K. Pandey,et al.  New Noise Tolerant Domino Logic Circuits , 2013 .

[15]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[16]  P. Karthikeyan,et al.  Power Optimization in Domino Circuits using Stacked Transistors , 2014 .

[17]  K.Venkata laxmi,et al.  Power Efficient and Noise Immune DominoLogic for Wide Fan in Gates , 2014 .