A low-cost multi-purpose experimental FPGA board for cryptography applications

This paper describes the evaluation of available experimental boards, the comparison of their supported set of experiments and other aspects. The second part of this evaluation is focused on the design process of the PCB (Printed Circuit Board) for an FPGA (Field Programmable Gate Array) based cryptography environment suitable for evaluating the latest trends in the IC (Integrated Circuit) security like Side-Channel Attacks (SCA) or Physically Unclonable Function (PUF). It leads to many criteria affecting the design process and of course, the suitability for evaluating and measuring results of the attacks and their countermeasures. The developed system should be open, versatile and unrestricted by the U.S. law [1].

[1]  Y. Hori,et al.  SASEBO-GIII: A hardware security evaluation board equipped with a 28-nm FPGA , 2012, The 1st IEEE Global Conference on Consumer Electronics 2012.

[2]  Todd H. Hubing.  PCB EMC design guidelines: a brief annotated list , 2003, 2003 IEEE Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.03CH37446).

[3]  Jens-Peter Kaps,et al.  Towards a Flexible , Opensource BOard for Side-channel analysis ( FOBOS ) , 2013 .

[4]  Takeshi Sugawara,et al.  Differential power analysis of AES ASIC implementations with various S-box circuits , 2009, 2009 European Conference on Circuit Theory and Design.

[5]  Emil Simion,et al.  A view to SASEBO project , 2013, Proceedings of the International Conference on ELECTRONICS, COMPUTERS and ARTIFICIAL INTELLIGENCE - ECAI-2013.

[6]  R. Tourki,et al.  Implementation of CPA analysis against AES design on FPGA , 2012, 2012 International Conference on Communications and Information Technology (ICCIT).

[7]  Viktor Fischer,et al.  An open-source multi-FPGA modular system for fair benchmarking of True Random Number Generators , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[8]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[9]  Takeshi Sugawara,et al.  Development of side-channel attack standard evaluation environment , 2009, 2009 European Conference on Circuit Theory and Design.

[10]  T. Amano,et al.  On-board decoupling of cryptographic FPGA to improve tolerance to side-channel attacks , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.

[11]  Martin Novotný,et al.  Differential Power Analysis under Constrained Budget: Low Cost Education of Hackers , 2013, 2013 Euromicro Conference on Digital System Design.