A 7 ns 1 Mb BiCMOS ECL SRAM with program-free redundancy

A 7-ns, 1 M×1/256 K×4 BiCMOS ECL (emitter coupled logic) SRAM with program-free redundancy is described. To obtain the fast address access time and low power consumption, an improved ECL buffer and two-stage sensing scheme were adopted. The SRAM was fabricated with a 0.8-μm double-poly-Si double-metal BiCMOS technology. The RAM has an ECL 10 K interface and operates at a supply voltage of -5.2 V. An access time of 7 ns has been obtained. Active 680 mW for ×4 mode. The cell size is 5.4 μm×7.2 μm (38.88 μm2); the die size is 5.46 mm×16.16 mm (88.24 mm2)

[1]  S. Kayano,et al.  A 14ns 1mb Cmos Sram With Variable Bit-organization , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[2]  Richard A. Chapman,et al.  An 8 ns BiCMOS 1 Mb ECL SRAM with a configurable memory array size , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.