The high-level synthesis, HLS, is a technology converting the software program to the hardware module automatically. The HLS can reduce the design burden of the hardware significantly. However, the HLS tools tend to generate a large and slow hardware generally when deep considerations of the hardware organization at software level are not taken care. This paper demonstrates a software describing method for HLS to reduce the memory access by duplicating the functions redundantly although the software usually eliminates redundant functions. The memory access may effect to the performance of the hardware module more than software. This is because the hardware modules are hard to equip the cache memory which is a rich fabrication on a chip such as the processor only can employ. The experimental result shows that our method can improve the performance than the hardware with more memory accesses, while the software degrades the performance by executing the duplicated functions compared with the software performs more memory accesses.
[1]
Fabrizio Ferrandi,et al.
Bambu: A modular framework for the high level synthesis of memory-intensive applications
,
2013,
2013 23rd International Conference on Field programmable Logic and Applications.
[2]
Akira Yamawaki,et al.
High-level Synthesis Oriented Describing Method of Template Matching
,
2016
.
[3]
Barry R. Masters,et al.
Digital Image Processing, Third Edition
,
2009
.
[4]
Jason Helge Anderson,et al.
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
,
2011,
FPGA '11.
[5]
Seiichi Serikawa,et al.
A Describing Method of an Image Processing Software in C for a High-Level Synthesis Considering a Function Chaining
,
2018,
IEICE Trans. Inf. Syst..