A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric

A heterogeneous interconnect architecture can be a useful approach for the design of 3-D FPGAs. A methodology to investigate heterogeneous interconnection schemes for 3-D FPGAs under different 3-D fabrication technologies is proposed. Application of the proposed methodology on benchmark circuits demonstrates an improvement in delay, power consumption, and total wire-length of approximately 41%, 32%, and 36%, respectively, as compared to 2-D FPGAs. These improvements are additional to reducing the number of interlayer connections. The fewer interlayer connections are traded off for a higher yield. An area model to evaluate this trade-off is presented. Results indicate that a heterogeneous 3-D FPGA requires 37% less area as compared to a homogeneous 3-D FPGA. Consequently, the heterogeneous FPGAs can exhibit a higher manufacturing yield. A design toolset is also developed to support the design and exploration of various performance metrics for the proposed 3-D FPGAs.

[1]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Hannu Tenhunen,et al.  Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[4]  Satwant Singh,et al.  Second generation ORCA architecture utilizing 0.5 /spl mu/m process enhances the speed and usable gate capacity of FPGAs , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[5]  E. Beyne.  3D interconnection and packaging: impending reality or still a dream? , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Dimitrios Soudris,et al.  A method and tool for early design/technology search-space exploration for 3D ICs , 2008 .

[7]  Eby G. Friedman,et al.  Electrical modeling and characterization of 3-D vias , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Miriam Leeser,et al.  Architectural design of a three dimensional FPGA , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[9]  Jef L. van Meerbergen,et al.  An FPGA architecture with enhanced datapath functionality , 2003, FPGA '03.

[10]  Gang Wang,et al.  Statistical Analysis and Design of HARP Routing Pattern FPGAs , 2005 .

[11]  Dimitrios Soudris,et al.  Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology , 2008, Int. J. Reconfigurable Comput..

[12]  Dimitrios Soudris,et al.  A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[13]  Richard J. Enbody,et al.  Routing the 3-D chip , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  Mahmut T. Kandemir,et al.  Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Nick Tredennick,et al.  The Rise of Reconfigurable Systems , 2003, Engineering of Reconfigurable Systems and Algorithms.

[16]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[17]  Dimitrios Soudris,et al.  A Power-Aware Placement and Routing Algorithm Targeting 3D FPGAs , 2008, J. Low Power Electron..

[18]  G. Karypis,et al.  Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Nisha Checka,et al.  Technology, performance, and computer-aided design of three-dimensional integrated circuits , 2004, ISPD '04.

[20]  Wei Wang,et al.  3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Kia Bazargan,et al.  Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.

[22]  Kia Bazargan,et al.  Statistical Analysis and Design of HARP FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Arifur Rahman,et al.  System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Andrew B. Kahng,et al.  Recent directions in netlist partitioning: a survey , 1995, Integr..

[25]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[26]  Robert Patti,et al.  Techniques for Producing 3D ICs with High-Density Interconnect , 2004 .

[27]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[28]  Sherief Reda,et al.  High-performance, cost-effective heterogeneous 3D FPGA architectures , 2009, GLSVLSI '09.

[29]  C.H. Yu.  The 3rd dimension-More Life for Moore's Law , 2006, 2006 International Microsystems, Package, Assembly Conference Taiwan.

[30]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[31]  Rajit Manohar,et al.  A Three-Tier Asynchronous FPGA , 2006 .

[32]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Jarrod A. Roy,et al.  Min-cut floorplacement , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Vaughn Betz,et al.  Directional bias and non-uniformity in FPGA global routing architectures , 1996, Proceedings of International Conference on Computer Aided Design.