SEU mitigation of Rad-Tolerant Xilinx FPGA using external scrubbing for geostationary mission

This paper presents the design and implementation of an effective Single Event Upset (SEU) mitigation technique for radtolerant Xilinx virtex-4xqr4vsx55FPGA used in Digital Bandwidth Efficient Filter (DBEF) subsystem for a Geostationary mission. The Single Event Effects (SEE) on the virtex-4FPGA are minimized using an external scrubbing engine, which is implemented using rad-hard RTSX32SU-CQ84 Actel FPGA. The availability and reliability analysis shows an optimum window for performing scrubbing function in Geo-stationary earth orbit.

[1]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[2]  Hui Zhou,et al.  The reliability and availability analysis of SEU mitigation techniques in SRAM-based FPGAs , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[3]  K.S. Morgan,et al.  SRAM FPGA Reliability Analysis for Harsh Radiation Environments , 2009, IEEE Transactions on Nuclear Science.

[4]  M. Lopez-Vallejo,et al.  Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers , 2013, IEEE Transactions on Nuclear Science.