A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications
暂无分享,去创建一个
[1] Jaeha Kim,et al. Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .
[2] Chen-Yi Lee,et al. Design and analysis of a portable high-speed clock generator , 2001 .
[3] Soo-Won Kim,et al. A digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition , 2001 .
[4] Alain Greiner,et al. A Portable Clock Multiplier Generator using Digital CMOS Standard Cells , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.
[5] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[6] Poras T. Balsara,et al. Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[7] Feng Wang,et al. Cascaded PLL design for a 90nm CMOS high performance microprocessor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[8] Takamoto Watanabe,et al. An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time , 2003 .
[9] Zhongyuan Chang,et al. A self-biased PLL with current-mode filter for clock generation , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[10] Ching-Che Chung,et al. An all-digital phase-locked loop for high-speed clock generation , 2003 .
[11] Ching-Che Chung,et al. A portable digitally controlled oscillator using novel varactors , 2005, IEEE Trans. Circuits Syst. II Express Briefs.
[12] Jin-Sheng Wang,et al. A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[13] P. Nilsson,et al. A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.
[14] Hee-Tae Ahn,et al. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications , 2000, IEEE Journal of Solid-State Circuits.