Circuit-level simulation of TDDB failure in digital CMOS circuits

An efficient circuit-level simulator for the prediction of time-dependent dielectric breakdown effects in digital CMOS circuits has been developed and integrated into the reliability simulation tool BERT (Berkeley Reliability Tools). The new module enhances the capability of the earlier SPICE-based oxide breakdown simulator by enabling practical simulations of large digital circuits. We discuss burn-in simulation for digital circuits and show that a significant reduction in oxide breakdown failure probability is possible. >

[1]  Renate Sitte,et al.  The effect of dynamic design processing for yield enhancement in the fabrication of deep sub-micron MOSFET's , 1994 .

[2]  A. Toriumi,et al.  High-performance 0.10- mu m CMOS devices operating at room temperature , 1993, IEEE Electron Device Letters.

[3]  T. Nishida,et al.  Design and performance of 0.1- mu m CMOS devices using low-impurity-channel transistors (LICT's) , 1992, IEEE Electron Device Letters.

[4]  C. Hu,et al.  Projecting gate oxide reliability and optimizing reliability screens , 1990 .

[5]  R.H. Dennard,et al.  Design and experimental technology for 0.1-µm gate-length low-temperature operation FET's , 1987, IEEE Electron Device Letters.

[6]  Renate Sitte,et al.  Device parameter changes caused by manufacturing fluctuations of deep submicron MOSFET's , 1994 .

[7]  Elyse Rosenbaum,et al.  Circuit reliability simulator-oxide breakdown module , 1989, International Technical Digest on Electron Devices Meeting.

[8]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[9]  Renate Sitte,et al.  Methods for parametric yield control for future 0.1-um deep submicron MOSFET manufacturing , 1994, Advanced Lithography.

[10]  Renate Sitte,et al.  Sensitivity of 0.1 mu m MOSFETs to manufacturing fluctuations , 1993 .

[11]  Arnold Berman,et al.  Time-Zero Dielectric Reliability Test by a Ramp Method , 1981, 19th International Reliability Physics Symposium.

[12]  E. Rosenbaum,et al.  High-frequency time-dependent breakdown of SiO/sub 2/ , 1991, IEEE Electron Device Letters.

[13]  Y. Taur,et al.  Experimental 0.1 mu m p-channel MOSFET with p/sup +/-polysilicon gate on 35 AA gate oxide , 1993, IEEE Electron Device Letters.

[14]  Jack C. Lee,et al.  Modeling and characterization of gate oxide reliability , 1988 .

[15]  S. Holland,et al.  A quantitative physical model for time-dependent breakdown in SiO2 , 1985, 23rd International Reliability Physics Symposium.