Formal semantics of VHDL for verification of circuit designs
暂无分享,去创建一个
[1] Robert S. Boyer,et al. Automated Correctness Proofs of Machine Code Programs for a Commercial Microprocessor , 1992, CADE.
[2] Robert S. Boyer,et al. A computational logic handbook , 1979, Perspectives in computing.
[3] Edmund M. Clarke,et al. Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.
[4] Bishop C. Brock,et al. Report on the formal specification and partial verification of the VIPER microprocessor , 1991, COMPASS '91, Proceedings of the Sixth Annual Conference on Computer Assurance.
[5] Paliath Narendran,et al. Formal verification of the Sobel image processing chip , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[6] Hantao Zhang,et al. Axiomatic semantics of a hardware specification language , 1992, [1992] Proceedings of the Second Great Lakes Symposium on VLSI.