The 3B20D Processor & DMERT operating systems: Fault detection and recovery

The 3B20D Processor is designed to be a high-availability system for utilization in electronic switching systems. This high availability translates into the development of numerous features and capabilities for the 3B20D that distinguish it from other processors. The reliability objectives for the processor are described and related to the subsystems that have been developed to meet each objective. This article discusses processor and peripheral fault recovery, system integrity, and other software subsystems that provide the high availability and maintainability for the processor.

[1]  R. W. Downing,et al.  No. 1 ESS maintenance plan , 1964 .

[2]  T. F. Storey.  Design of a microprogram control for a processor in an electronic switching system , 1976, The Bell System Technical Journal.

[3]  M. R. Dubman,et al.  1a processor: Maintenance software , 1977, The Bell System Technical Journal.

[4]  K. W. Yoder,et al.  No. 4 ESS: Maintenance software , 1977, The Bell System Technical Journal.

[5]  M. W. Rolund,et al.  The 3B20D Processor & DMERT operating system: 3B20D Central Processing Unit , 1983, The Bell System Technical Journal.

[6]  J. L. Quinn,et al.  The 3B20D Processor & DMERT operating system: Diagnostic tests and control software , 1983, The Bell System Technical Journal.

[7]  P. D. Carestia,et al.  NO. 4 ESS: evolution of the software structure , 1981, The Bell System Technical Journal.

[8]  B. G. Niedfeldt,et al.  The 3B20D Processor & DMERT operating system: Field administration subsystems , 1983, The Bell System Technical Journal.