Design and test of decision feedback equalizers for 80 Gbit/s bit rate and beyond
暂无分享,去创建一个
[1] A.H. Gnauck,et al. Optical phase-shift-keyed transmission , 2005, Journal of Lightwave Technology.
[2] A. Thiede,et al. 20 Gbit/s electrical data recovery using decision feedback equaliser supported receiver , 2003 .
[3] F. Korndorfer,et al. Mixed-signal techniques in mm-wave range for 100 Gbit decision feedback equalizer , 2010, 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).
[4] F. Korndorfer,et al. mm-Wave and Logic Acceleration Techniques for 100 Gbit Decision Feedback Equalizer , 2009, 2009 German Microwave Conference.
[5] S.P. Voinigescu,et al. A 1-Tap 40-Gb/s Look-Ahead Decision Feedback Equalizer in 0.18-$muhbox m$SiGe BiCMOS Technology , 2006, IEEE Journal of Solid-State Circuits.
[6] Shen-Iuan Liu,et al. A 40Gb/s decision feedback equalizer using back-gate feedback technique , 2009, 2009 Symposium on VLSI Circuits.
[7] J.H. Winters,et al. Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..
[8] Stephen P. Boyd,et al. Bandwidth extension in CMOS with optimized on-chip inductors , 2000, IEEE Journal of Solid-State Circuits.