Early detection of current hot spots in power gated designs

With the growing popularity of hand-held battery-powered devices, leakage power is a major concern in the nanometer CMOS era. Power gating technique is an effective and widely adopted solution to this problem. The challenge of implementing power gating is the sizing and placement of the sleep transistors that are used to gate the power supply. In a placed design, due to non-uniform current demand of logic cells, some regions of the chip can have sleep transistors with very high current demand, causing power grid noise violations. Identifying these regions early in the design cycle is critical to the success of power gating implementation. This paper presents a novel methodology to calculate the current demand of each sleep transistor and locate regions in the chip where multiple sleep transistors experience very high current demand. In this paper, we model the spatial locality of the current drawn by each logic cells in the form of a bounding box. We explore techniques to identify the appropriate size of the bounding boxes. Furthermore, we extend the current distribution technique to handle placement blockages that do not share the sleep transistor network of the chip. Experimental results on industrial circuits show that the proposed algorithm can identify over 90% of such regions with a 20× run-time reduction compared to state-of-the-art commercial CAD tool.

[1]  Lee Kee Yong,et al.  Power density aware power gate placement optimization scheme , 2010, 2nd Asia Symposium on Quality Electronic Design (ASQED).

[2]  Jon Louis Bentley,et al.  Multidimensional binary search trees used for associative searching , 1975, CACM.

[3]  Gary K. Yeap,et al.  An MTCMOS power network design flow , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[4]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[6]  Martin D. F. Wong,et al.  Fast algorithms for IR drop analysis in large power grid , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[7]  Massoud Pedram,et al.  Sleep transistor distribution in row-based MTCMOS designs , 2007, GLSVLSI '07.

[8]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[9]  Lin Yuan,et al.  Simultaneous Sleep Transistor Insertion and Power Network Synthesis for Industrial Power Gating Designs , 2008, J. Comput..

[10]  Ankur Srivastava,et al.  Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Yici Cai,et al.  A novel performance driven power gating based on distributed sleep transistor network , 2008, GLSVLSI '08.

[12]  Peng Li,et al.  Locality-Driven Parallel Power Grid Optimization , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Jinjun Xiong,et al.  On optimal physical synthesis of sleep transistors , 2004, ISPD '04.

[14]  Shih-Chieh Chang,et al.  Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[15]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[16]  David Howard,et al.  Challenges in sleep transistor design and implementation in low-power designs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[17]  Chak-Kuen Wong,et al.  Worst-case analysis for region and partial region searches in multidimensional binary search trees and balanced quad trees , 1977, Acta Informatica.

[18]  Luca Benini,et al.  Optimal sleep transistor synthesis under timing and area constraints , 2008, GLSVLSI '08.

[19]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[20]  Fei Li,et al.  Maximum current estimation considering power gating , 2001, ISPD '01.

[21]  Luca Benini,et al.  Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.