FPGA memory testing technique using BIST

The wide use of Field Programmable Gate Arrays (FPGAs) in critical applications including, military and airborne applications require fault free operation of the FPGA. In FPGAs, faults can occur in the memory resources, logic blocks, or the interconnects. In this paper, memory faults including Stuck-at, Transition, Address Decoder, Incorrect Read, Deceptive Read Destructive, and Data Retention Faults are analyzed using an optimized March C- algorithm. In order to evaluate the effectiveness of this algorithm, a novel Built-in Self Test (BIST) technique to test the embedded SRAM memory of the FPGA is proposed. The proposed technique reduces the test time by approximately half as compared to previously published schemes. The FPGA is modeled in VHDL at the equivalent gate level and the simulations results are generated using ModelSim.

[1]  Said Hamdioui,et al.  MBIST architecture framework based on orthogonal constructs , 2010, 2010 5th International Design and Test Workshop.

[2]  Charles E. Stroud,et al.  Built-In Self-Test of Embedded SEU Detection Cores in Virtex-4 and Virtex-5 FPGAs , 2009, ESA.

[3]  Said Hamdioui,et al.  Generic, orthogonal and low-cost March Element based memory BIST , 2011, 2011 IEEE International Test Conference.

[4]  Mohammed Niamat,et al.  Testing faults in SRAM memory of Virtex-4 FPGA , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[5]  Kaushik Roy,et al.  Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Ad J. van de Goor,et al.  Test point insertion that facilitates ATPG in reducing test time and data volume , 2002, Proceedings. International Test Conference.

[7]  Luigi Dilillo,et al.  March CRF: an Efficient Test for Complex Read Faults in SRAM Memories , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[8]  Chen Wei Tseng,et al.  Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory , 2007 .

[9]  Zainalabedin Navabi,et al.  A Low Power BIST Architecture for FPGA Look-Up Table Testing , 2003, VLSI-SOC.

[10]  Said Hamdioui,et al.  Memory Test Optimization for Parasitic Bit Line Coupling in SRAMs , 2011, 2011 Sixteenth IEEE European Test Symposium.

[11]  M. Niamat,et al.  JHDL Implementation of a BIST Scheme for Testing the Look-Up Tables of SRAM Based FPGAs , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[12]  Vishwani D. Agrawal,et al.  Net diagnosis using stuck-at and transition fault models , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).